S
Principal RTL Design Engineer, Interconnect IP (PCIe digital design and architecture)
Synopsys IncBengaluru, Karnataka, India3d ago
Full-timevia linkedin
Join Our Community
Job Description
Principal RTL Design Engineer, Interconnect IP (PCIe digital design and architecture) position at Synopsys Inc. Based in Bengaluru, Karnataka, India. Employment type: full-time. Role: Principal Engineer.
Similar Jobs
- S
SoC Verification Technical Lead
Synopsys Inc · Hyderabad, Telangana, India
- S
Principal Engineer- Emulation/Validation- PCI/CXL/DDR/Ethernet
Synopsys Inc · Bengaluru, Karnataka, India
- S
Digital Design Engineer Apprenticeship
Synopsys Inc · Noida, Uttar Pradesh, India
Job Overview
- Job type
- Full-time
- Work mode
- On-site
- Location
- Bengaluru
- Posted
- 3d ago
- Source