- *About SiFive**
- ---------------
- As the pioneers who introduced RISC\-V to the world, SiFive is transforming the future of compute by bringing the limitless potential of RISC\-V to the highest performance and most data\-intensive applications in the world. SiFive’s unrivaled compute platforms are continuing to enable leading technology companies around the world to innovate, optimize and deliver the most advanced solutions of tomorrow across every market segment of chip design, including artificial intelligence, machine learning, automotive, data center, mobile, and consumer. With SiFive, the future of RISC\-V has no limits.*
At SiFive, we are always excited to connect with talented individuals, who are just as passionate about driving innovation and changing the world as we are.
Our constant innovation and ongoing success is down to our amazing teams of incredibly talented people, who collaborate and support each other to come up with truly groundbreaking ideas and solutions. Solutions that will have a huge impact on people's lives; making the world a better place, one processor at a time.
Are you ready?
To learn more about SiFive’s phenomenal success and to see why we have won the GSA’s prestigious Most Respected Private Company Award (for the fourth time!), check out our website and Glassdoor pages.
- *Key Responsibilities**
- -----------------------
- Own formal verification of NoC and interconnect blocks such as crossbar, arbiter, bus\-blocker, on\-ramp, off\-ramp, and related fabric components
- Develop verification plans and formal property sets for block\-level and subsystem\-level verification
- Write SystemVerilog Assertions (SVA), assumptions, cover properties, and protocol checks
- Build and maintain reusable formal verification environments, checkers, and scoreboarding infrastructure where needed
- Drive bug hunting, root\-cause analysis, and closure of formal counterexamples with design and architecture teams
- Analyze proof convergence, over\-constraint/under\-constraint issues, and coverage gaps
- Collaborate with design, architecture, and simulation/emulation teams to ensure complete verification closure
- Contribute to verification methodology improvements for scalable interconnect verification
- *Required Qualifications**
- --------------------------
- 7\+ years of experience with BS/MS in Electrical Engineering, Computer Engineering, or related field
- Strong experience in formal verification of RTL designs
- Solid knowledge of SystemVerilog and SVA
- Experience verifying interconnects, NoCs, coherent fabrics, or complex SoC subsystems
- Good understanding of common NoC building blocks such as arbiters, routers, crossbars, flow control, buffering, and protocol adapters
- Experience with debugging formal failures, constraint issues, and proof complexity
- Strong problem\-solving and communication skills
- *Preferred Qualifications**
- ---------------------------
- Experience with coherent interconnect protocols and memory subsystem verification
- Experience with performance\-oriented verification, simulation, or emulation
- Familiarity with clock\-domain crossing, reset verification, deadlock/livelock checks, and end\-to\-end data integrity properties
- Scripting experience in Python, Perl, or Tcl for automation and flow improvements
- Experience defining verification strategy and signoff criteria for complex IP/subsystems
- *What Success Looks Like**
- --------------------------
- High\-quality formal verification plans and property suites for NoC blocks
- Efficient proof closure with meaningful coverage
- Early detection of corner\-case bugs in arbitration, routing, buffering, and protocol handling
- Reusable methodology that scales across multiple interconnect components
- *Nice\-to\-Have Domain Experience**
- -----------------------------------
- Crossbar and arbiter verification
- Bus\-blocker and safety/security\-oriented interconnect logic
- On\-ramp/off\-ramp style ingress/egress fabric components
- Multi\-clock and subsystem integration challenges in NoC environments
- *Additional Information:**
This position requires a successful background and reference checks and satisfactory proof of your right to work in:
India
Any offer of employment for this position is also contingent on the Company verifying that you are a authorized for access to export\-controlled technology under applicable export control laws or, if you are not already authorized, our ability to successfully obtain any necessary export license(s) or other approvals.
SiFive is an equal opportunity employer. We celebrate diversity and are committed to creating an inclusive environment for all employees.