Astera Labs (NASDAQ: ALAB) provides rack\-scale AI infrastructure through purpose\-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs’ Intelligent Connectivity Platform integrates CXL®, Ethernet, NVLink, PCIe®, and UALink™ semiconductor\-based technologies with the company’s COSMOS software suite to unify diverse components into cohesive, flexible systems that deliver end\-to\-end scale\-up, and scale\-out connectivity. The company’s custom connectivity solutions business complements its standards\-based portfolio, enabling customers to deploy tailored architectures to meet their unique infrastructure requirements. Discover more at www.asteralabs.com.
Astera Labs is hiring a **Principal Engineer, Static Timing Analysis** to own top\-level timing closure and signoff for our next\-generation connectivity silicon powering rack\-scale AI infrastructure. In this role, you'll drive full\-chip STA strategy across advanced process nodes, partner with physical design, RTL, DFT, and CAD teams, and ensure first\-pass timing success on some of the most complex SoCs in the industry.
This is a high\-impact technical leadership role at a hyper\-growth company purpose\-built for AI connectivity. Your work directly enables the PCIe, CXL, UALink, and Ethernet platforms that hyperscalers depend on — and you'll have the ownership, influence, and tooling to do the best work of your career.
+ Drive timing convergence on advanced process nodes (5nm/4nm/3nm and below) from early floorplan through tapeout
+ Analyze and resolve setup, hold, recovery/removal, and clock\-domain crossing (CDC) timing violations at the chip level
+ Develop and automate flows using PrimeTime, PrimeTime SI, and related signoff tools for crosstalk, noise, and IR\-aware timing
+ Establish best practices for hierarchical STA, ETM/IPXACT model generation, and budgeting across blocks
+ Review and sign off on block\-level timing handoffs, ensuring consistency between block and top\-level closure
+ Collaborate with low\-power design teams on UPF/CPF, multi\-voltage, and clock\-gating timing implications
+ Drive root\-cause analysis of silicon timing issues and feed learnings back into methodology
+ Influence tool selection, EDA vendor engagements, and STA roadmap for future products
We know that creativity and innovation happen more often when teams include diverse ideas, backgrounds, and experiences, and we actively encourage everyone with relevant experience to apply, including people of color, LGBTQ\+ and non\-binary people, veterans, parents, and individuals with disabilities.
Senior Python Engineer / Backend Analytics & AI Architect
Garuda Spacex Technologies · Remote
IT Server & Infrastructure Specialist
IQ - Hub · Vadodara
Information Security Engineer (Generalist - AI & Automation Focus)
TWO95 International, Inc · Bengaluru