We are seeking an experienced Verification Engineer to join a high\-performance CPU/GPU development team responsible for the functional verification of complex ASICs and IPs. The ideal candidate will possess strong verification expertise, software development skills, and a deep understanding of computer architecture. This role involves working closely with design and verification teams to ensure high\-quality silicon through comprehensive verification methodologies and robust debug practices.
· Participate in the functional verification of complex ASIC blocks and IP cores within CPU/GPU and SoC development programs.
· Collaborate with design, architecture, and verification teams to understand design functionality and verification requirements.
· Develop, document, and execute comprehensive verification plans, including directed and constrained\-random test strategies.
· Create and maintain verification environments, test cases, and regression suites.
· Analyze simulation results, debug failures, and drive issues to resolution.
· Work within existing verification infrastructure while contributing to methodology improvements and automation initiatives.
· Apply industry\-standard verification techniques to ensure coverage closure and design quality.
· Support hardware modeling, assertion\-based verification, and system\-level verification activities as required.
· Participate in design reviews and provide verification feedback throughout the development lifecycle.
· 8–10 years of hands\-on ASIC/SoC Verification experience on large\-scale semiconductor development projects.
o C/C\+\+
o Object\-Oriented Programming (OOP)
o Standard Template Library (STL)
· Strong Linux development and debugging experience.
o GDB
o Valgrind
o Computer Architecture
o Data Structures and Algorithms
o ASIC/SoC Verification methodologies
o Perl
o Makefiles
· Strong analytical, troubleshooting, and root\-cause analysis skills.
· Excellent verbal and written communication skills.
o Verilog
o SystemVerilog
o SystemC
· Familiarity with mixed\-language verification environments.
o DPI (Direct Programming Interface)
o PLI (Programming Language Interface)
· Exposure to hardware modeling and assertion\-based verification techniques.
· Experience working on CPU, GPU, or high\-performance compute designs.
· Knowledge of constrained\-random verification methodologies and coverage\-driven verification.
· Strong attention to detail and commitment to quality.
· Ability to work effectively in a collaborative, cross\-functional environment.
· Self\-driven and capable of handling complex technical challenges independently.
· Passion for solving difficult verification and debug problems.
· B.E./B.Tech or M.E./M.Tech in Electronics, Electrical Engineering, Computer Engineering, Computer Science, or a related discipline.
· Prior experience in large ASIC/SoC verification projects is mandatory.
· Candidates with strong C/C\+\+ development backgrounds in Linux environments are highly preferred.
· CPU, GPU, high\-performance computing, or processor verification experience will be a strong advantage.
· Strong debugging expertise using GDB, Valgrind, and related tools is required.
· Exposure to SystemVerilog, SystemC, DPI/PLI, and modern verification methodologies is preferred.
Pay: ₹2,400,000\.00 \- ₹3,000,000\.00 per year
Work Location: In person
Validation Engineer -AI Validation Engineer (Embedded Systems)
Spatial alphabet · Bengaluru
Job Title: Verification Engineer 4
Spatial alphabet · Bengaluru
ASIC/RTL Design Engineer – CPU Design Verification
Spatial alphabet · Bengaluru